Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

QPSK Data rate Implementation

Status
Not open for further replies.

Le First

Newbie level 1
Newbie level 1
Joined
Feb 8, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
7
Hi there,
i am designing a QPSK demodulator which is suposed to recover data at 10Mbps of data rate.
my worry is that when it comes to implementing the system, I don't know which part in the QPSK demodulator is responsible for setting the data rate of the system.

"in more clear words, I DON'T KNOW WHAT I MUST TAKE IN CONSIDERATION DURING MY DESIGN, THAT ENSURES/GUARENTIES THAT THE RESULTING QPSK BLOCK WILL PROVIDE THE EXPECTED DATA RATE"

Please can any body assist me with much clarifications here?
Thx.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top