Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PXI Express Tigger problem

Status
Not open for further replies.

08101040401

Newbie level 2
Joined
Jun 18, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
hello, in PXI-1, it says that PXI_TRIG[0:7] shall be terminated at both ends of PXI_TRIG[0:7] on the

backplane, but in PXI-5(PXI Express Hardware Specification), it only says that PXI_TRIG[0:7] shall be

terminated at both ends of PXI_TRIG[0:7], not state on the backplane or peripheral, so when I design a

PXI Express peripheral, should I teminate the PXI_TRIG[0:7] with diode and Res, Cap?thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top