pulse detector-verilog

Status
Not open for further replies.

shiva20587

Newbie level 3
Joined
Aug 5, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
Hi,,
I need to design a pulse detector system which senses the input pulses and outputs a BCD digit,1. The input to the system is a pattern of pulse sequence with 60 msec ON followed immediately by 40 msec OFF. (Used in old telephone pulse dialing systems). The system counts such continuous pulses to detect a dialed number.
How to generate that waveform with 60% duty cycle using verilog???
 

Just sample the input with 100kHz. You will be able to find the rising edge and falling edge of the signal. The rest is a matter of counting ...

... or you can use the input as an enable for a 100kHz counter - which is almost the same as the above ...
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…