Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A zero length wire may defeat your attempts to place a probe,
I think is the point. Why don't you stretch one of the resistors
way, a bit, and see if you can grab the node to put a probe on
it. Or whatever you call it, in PSpice.
Hi Ehsantech, What is this symbol used for labeling "Middle".
I think you can just put a label "Middle". Draw a hanging net on R4, put the label. Similarly use just the label on first ckt (delete the symbol).
Also move R3 to a right, so that a net is visible. Simulate again.
This should resolve.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.