Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
After performing Clock tree synthesis, all the clocks are real clocks, where in the delays in the clock path, to each register will be different, you need to propagate the clock, to know the clock delay, thisi s the need for propagated clocks.
shadow registers are used, to increase the scan coverage, to catch the value at some combi stages.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
