Non AMP

project advice in VHDL

Thread starter Ahmed Hisham
Start date Nov 11, 2014

Status: Not open for further replies.

Nov 11, 2014

#1

A

Ahmed Hisham

Newbie level 3

i want some one advice me with a great project i do it using VHDL to enhance my skills in DIGITAL DESIGN

Nov 12, 2014

#2

nick123

Member level 2

for what???for master's or bachelor's degree? there are lots of great projects, u have to choose which project you want to do.

Status: Not open for further replies.

Similar threads

I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design