Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm reading the paper "A Rail-to-Rail Constant-gm Low-Voltage CMOS
Operational Transconductance Amplifier" Ferri, JSSC. I'm puzzled with the explaination of the circuit Fig.2(b), especially the voltage regulating. Could someone give me a clear explaination?