Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with reset in power line interrupt circuit

Status
Not open for further replies.

saurav_sdpl

Full Member level 3
Joined
Sep 29, 2006
Messages
185
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,522
I have designed a power line interrupt circuit which should occur at least 200mS before reset.

Vin=4.5V
Vout=3.3V
Cout=1000uF
cin=4.7uF

Interrupt is given through a transistor BC847 from low-to high, with 4.5V connected at base.

I am using TPS3823 as reset IC.

When i analyze it i see reset ocuuring before PDD.

I am not able to understand the reason
plz suggest
 

Re: Power line interrupt

Need more info about hardware. Please send any schematic.

But, for the first look, try to change hardware to generate interrupt on high->low edge, or low level. When the power is falling, there may be not enough voltage to generate high state.

Regards.
 

Power line interrupt

trinng to change hardware to generate interrupt on high->low edge, or low level is good sugget
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top