Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
By using 2014a matlab Simulink, I designed a voltage to time converter as a sub-system but an error which you can see in attachments occurred; then I changed my design but again I faced many errors, how can I change my design?
I'm looking forward your answer!
Thank you very much!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.