Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem when simulate K factor

Status
Not open for further replies.

asb1211

Member level 1
Joined
Jul 24, 2007
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,496
Hi everyone,
I am designing a logarithmic amplifier. The selected topology as in the photo attached below.
The circuit include some amplifier cells, rectifiers and input/output buffer
Input buffer and Amplifier cells are RF circuit obviously.
Rectifiers are half RF (input) and half DC (output)
Output is DC circuit.
The question is when I simulate S-parameter for K-factor value, should I put the output terminal at the last amplifier cell output (point A) or at the final output (point B) or what? and what should be the terminal resistance if the answer is "at last amp cell output"? 50 Ohm or a very large value?

Thanks for help in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top