Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem :warning[RDGN] redudant digits in numerical literal

Status
Not open for further replies.

always84

Member level 1
Joined
Feb 24, 2010
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
italy
Activity points
1,567
Hy i've a problem with this warning RDGN redudant digits in numerical literal. My problems are related at my declaration of numbers, like: 8'h00001111. I've tried to write 8'h1111 but the warning exists. I am giving this value at a variable of 32 bits. how can I eliminate this warning? is it an important warning or it couldn't interests me?
 

in your description, both declarations are wrong. Hexadecimal has 4 bits, so, the correct declaration, in verilog, will be 32'h00001111.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top