Problem Using Dsp tools software(Acel dsp)

Thread starter BAT_MAN
Start date May 24, 2008

Status: Not open for further replies.

May 24, 2008

BAT_MAN

Member level 5

I am using Dsp tools software to convert matlab code into vhdl ,but the problem is that i get an error when i verify the code converted into fixed point form. Please can anyone guide me how to use Dsp tools software correctly so that my Matlab code is sysntesized easily so that it could be burned into FPGA.

Thanx

Status: Not open for further replies.

Similar threads

E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design

Problem Using Dsp tools software(Acel dsp)

BAT_MAN

Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency