Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi.. i have a vhdl code for uart transmitter ..when i simulate it the signal n_reg is not getting initialized and remains in uninitialized state..can someone help me with this..? i have attached the code and the simulation snapshot..
I have done a quick simulation with your uart code and in my simulator n_reg will be '0' after reset.
From your simulation picture I can not see how long the reset pulse is and how it behaves compared to the clock. Maybe you can post your testbench code also so I can use it with my simulator to see that n_reg still be initialized after reset.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.