Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem in initialization

Status
Not open for further replies.

JoseNaveen

Newbie level 5
Joined
Jul 24, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
hi.. i have a vhdl code for uart transmitter ..when i simulate it the signal n_reg is not getting initialized and remains in uninitialized state..can someone help me with this..? i have attached the code and the simulation snapshot..
 

Attachments

  • uart_tx.rar
    26.3 KB · Views: 41

Hi,

I have done a quick simulation with your uart code and in my simulator n_reg will be '0' after reset.
From your simulation picture I can not see how long the reset pulse is and how it behaves compared to the clock. Maybe you can post your testbench code also so I can use it with my simulator to see that n_reg still be initialized after reset.

Devas
 

My guess is you didnt connect reset to the reset port in the testbench.

May I also recommend the 1 process state machine - there is not need to worry about latches. And it is also alot easier to follow.
 

thank u both ..i'll try to test with a new testbench..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top