---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 660.898 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-995] hotlink_sdma_base is illegal in an expression [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:30]
ERROR: [Synth 8-944] 0 definitions of operator "sll" match here [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:30]
ERROR: [Synth 8-4696] default expression of interface object is not globally static [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:30]
ERROR: [Synth 8-995] hotlink_sdma_base is illegal in an expression [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:31]
ERROR: [Synth 8-944] 0 definitions of operator "sll" match here [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:31]
ERROR: [Synth 8-4696] default expression of interface object is not globally static [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:31]
ERROR: [Synth 8-955] hotlink_sdma_base cannot be used within its own interface list [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:29]
INFO: [Synth 8-2810] unit g1_applic_top_vhdl ignored due to previous errors [C:/ProgramData/Teradyne/FPGA/VivadoProjects/RSBsdApp0x3020Revid_0x4_02_IEA/fpgas/g1/build/src/g1_applic_top_vhdl.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 660.898 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 19 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details