Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem in a pipeline ADC

Status
Not open for further replies.

omarkhan84

Newbie level 1
Joined
Apr 17, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
HI I am working on a 4 bit pipelined ADC . I am using two 1.5 bit stages and one 2 bit stage with a flash ADC . The two 1.5 bit stages include sub-ADC , sub-DAC and MDAC . I am using one SHA at the input . I ran different simulation . First I tested the 1.5 bit stage independently . With real blocks and its working . Then I simulated the 4 bit system . But this time I am using a real SHA abut all the otehr blocks are ideal . Problem is I am not getting a correct output from the SHA . Can anyone help me out with this issue . ?
 

xiahanzh

Junior Member level 1
Joined
Mar 3, 2014
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Location
Los Angeles, USA
Activity points
118
So you know it is the problem of SHA, but you do not give any schematic or simulation results, how can I know what the issue is.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top