Non AMP

problem( fir core in vertex4)

Thread starter miryama
Start date Apr 30, 2012

Status: Not open for further replies.

Apr 30, 2012

#1

M

miryama

Newbie level 5

i want to use a fir core that can decimate, input rate is 100M and output rate is 10MHz.
but with my adjust doesn't work, Who can help me?
:-|

Status: Not open for further replies.

Similar threads

K
small value FIR coefficients
- Started by kaz1
- Feb 1, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
S
Floating point IP cores Latency problem
- Started by Soh_bhat
- Mar 28, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
A
instantiation error in Xilinx IP CORE
- Started by Andreh12
- Jun 11, 2022
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design