Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Preserving multiple instances during synthesis

Status
Not open for further replies.

mozdzen

Newbie level 5
Joined
Mar 11, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
I have a design in vhdl that calls a module 3 times.
When I synthesize it, I get a flat netlist.
How can I tell DC to not flatten my 3 modules?
Thanks,
Tom
 

permute

Advanced Member level 3
Joined
Jul 16, 2010
Messages
923
Helped
294
Reputation
588
Reaction score
267
Trophy points
1,343
Activity points
8,543
design something that matters? why specifically are you concerned about a flattened design?
 

mozdzen

Newbie level 5
Joined
Mar 11, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
I don't want the cells of the blocks to be interspersed. I want to use relative placement groups in ICC to keep them in separate physical locations.
Radiation hardness issues.
Tom
 

mozdzen

Newbie level 5
Joined
Mar 11, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
OK - the set_ungroup instanceName false is the key

For example:
set_ungroup UnitInstA false
set_ungroup UnitInstB false
set_ungroup UnitInstC false

This worked for me.
Thanks lostinxlation for the tip
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top