Pre-Silicon Validation

Status
Not open for further replies.
S

sriramsv

Junior Member level 1
Joined
Mar 14, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,495
Hi friends,

I need to know what excatly does a pre-silicon validation engineer does? what are the toos and methodologies that the engg needs to know? does JTAG falls under pre-silcon validation?

please help asap

thanks
 

Hi sriramsv,

Normally we use both FPGA and simulation to do Pre-Silicon Validation.

For FPGA the tools are Logic Analizer, FPGA board.

For Simulation the tools are Simulators from any EDA Vendor.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…