Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pre-Silicon Validation

Status
Not open for further replies.

sriramsv

Junior Member level 1
Joined
Mar 14, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,495
Hi friends,

I need to know what excatly does a pre-silicon validation engineer does? what are the toos and methodologies that the engg needs to know? does JTAG falls under pre-silcon validation?

please help asap

thanks
 

wadaye

Full Member level 4
Joined
Jun 18, 2004
Messages
213
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,298
Activity points
1,906
Hi sriramsv,

Normally we use both FPGA and simulation to do Pre-Silicon Validation.

For FPGA the tools are Logic Analizer, FPGA board.

For Simulation the tools are Simulators from any EDA Vendor.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top