Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Practical Timing simulation...

Status
Not open for further replies.

angu

Member level 3
Joined
Nov 5, 2007
Messages
62
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
1,688
Hi,
While designing circuits, We cannot synthesise timing delays. Model sim is used to have timing simulation( ie ideal response). I think so. But how to have a timing simulation in practical cases, ie, including timing constraints defined for the device. is there any other simulation software to do this.
pls help me regarding this..

Thanx in advance
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
Normally you apply timing constraints that specify your required clock frequency, setup times, maximum skew, etc. The synthesis and place-n-route tools will try to achieve those constraints. If the tools were successful (no unhappy timing messages), and if your constraints were thorough, then your design should work reliably.

You could also run a post-route simulation to see the design run with all the estimated propagation delays, but that's not necessary in many projects.
 

no_mad

Full Member level 5
Joined
Dec 10, 2004
Messages
272
Helped
30
Reputation
60
Reaction score
11
Trophy points
1,298
Location
Naboo
Activity points
2,408
Hi angu.

In my opnion, u need to understand the ASIC design flow first.
Then, u'll know where and how to do it.

Basically, u have ur RTL code.
Next, perform RTL simulation (called Functional Simulation or pre-synthesis simulation)
Once you get the code and functionality is correct. U need to synthesize the RTL code. Whether it is using ASIC library or FPGA library upto the Designer.

After tht u'll get gate-netlist circuit or synthesized circuit.
Next, u take this gate-netlist circuit and perform another simulation called Timing Simulation (Post-synthesis simulation).

Now, u'll have a gate delay. Not so accurate. But good enough to check ur circuit performance. To get more accurate timing information, u need to do layout design and do parasitic extraction.

I hope u get what I'm trying to say here.

The best is u need to have an ASIC flow chart. U can get this from any ASIC books or just google it.

Hope it helps.
 

FrankCh

Member level 2
Joined
Jul 18, 2005
Messages
50
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
1,558
There are three widely used simulators.

Modelsim, Cadence NCVerilog and Synopsys VSS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top