Power Gating Cells in SAED32/29 EDK

Status
Not open for further replies.
M

mumichang

Newbie level 4
Joined
Jul 28, 2018
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
42
I noticed that power gating cells are in the standard cell library (lvt). Can we use them in verilog level? If you know about how to use them, can you please share your experience or good references? Thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…