Power Estimation for an Implimantation?

Status
Not open for further replies.
M

Mirzaaur

Member level 2
Joined
Aug 5, 2005
Messages
50
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,690
Dear all,

Is it possible to estimate the power of our vhdl implimented design. apart from system parameters it depends on technology. Is there any tool which can estimate for power on a required clock and technology for ASIC for ceratin no. of operations?

thaks for your time,
attiq
 

Yes, synopsys and cadence both provide the tools for power estimation.
But the accuracy may be a problem.
 

you can use power theater or power compiler
 

Hi Mirzaaur,

You'd better estimate the power at gate level. And you should alos privide a SAIF(from simulation toll based on your pattern) like file to let the tool know the toggle possibility of the netlist.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…