Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Power dissipation simulation for CMOS TG

Status
Not open for further replies.
L

lolypop

Newbie level 5
Joined
May 13, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
kuwait
Activity points
0
Hello ,
I'm currently designing a 4-bit adder using transmission gates can any body tells me how to simulate the average power dissipation for transmission gates using T-spice , is it the same as Complementary CMOS circuit , or I have to do simulation using other methods??
Can Anybody help me . please
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top