Power dissipation simulation for CMOS TG

Status
Not open for further replies.

lolypop

Newbie level 5
Joined
May 13, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
kuwait
Activity points
0
Hello ,
I'm currently designing a 4-bit adder using transmission gates can any body tells me how to simulate the average power dissipation for transmission gates using T-spice , is it the same as Complementary CMOS circuit , or I have to do simulation using other methods??
Can Anybody help me . please
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…