Power compiler is inbuilt in DC if you buy the latest version of DC. It Depends on the agreement with synopsys. only way to check is, try simple Power compiler commands in DC shell or read the top 10 lines while invoking the tool, which tell Power compiler is read with DC or not.
Typical flow to insert Power gating is as shown below:
1. DC will synthesize the design and convert to gate level netlist
2. Formality performs the FV between RTL+UPF Vs Netlist + UPF
3. MVRC and MVSIM performs the static rule checks and simulation including the power states, shutdown and etc.
4. ICC inserts and places the power gating cells and create the Power network.
5. Formality need to verify the DC netlist +UPF vs ICC netlist + UPF
6 . PTPX analyzes the dynamic and static power.
PS : Never used the Power compiler for Power gating insertion.
Regards,
Sam