Post-layout Simulation Errors in Virtuoso with av_extracted view

Status
Not open for further replies.

minmin_J

Newbie
Joined
Jun 6, 2019
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
77
Hi,

Recently I am doing the post_layout simulation. The av_extracted file generated by AssuraQRC is attached to the pre_layout schematic.

However, the simulation reported the following error (virtuoso ADE explorer):
According to the error, it seems that only the single-bit port is recognized but not the bus ports. The following is the pre-layout netlist:

Code:
Module aes (clk, reset_n, cs, we, address, write_data, read_data, VDD, VSS);
Enter the [7:0] address;
Input [31:0] write_data;
Output [31:0] read_data;
Enter clk, reset_n, cs, we;
Input VDD, VSS;
...
I don't know how to fix this problem. Does anybody know about this situation? Thanks in advance.
 

You have 78 terminals but only 6 defined in the subcircuit. I don't have enough knowledge about verilog/vhdl, however define buses width explicite in the module definition.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…