bianchi77
Advanced Member level 4
- Joined
- Jun 11, 2009
- Messages
- 1,313
- Helped
- 21
- Reputation
- 44
- Reaction score
- 20
- Trophy points
- 1,318
- Location
- California
- Activity points
- 9,442
Why, exactly? Missing clamp diodes might be an issue, if you don't use any external level translators in a 3V PCI design.
I must confess, that I never attempted to implement a PCI bus with direct connected FPGA. Thus I'm possibly not aware of all detail problems.
Everyone is using Quartus with Altera FPGAs. Even if you are using a third party design compiler, you'll still rely on the Quartus tools to translate the netlist to hardware level. But I don't see a reasonable purpose to replace the Quartus compiler.
Yes you would need to buy the library.
The only way to cut the cost is implement the PCI core yourself. And its rather complicated. You'll need the PCI specs. Seems like theres a copy up here: https://www.ics.uci.edu/~harris/ics216/pci/PCI_22.pdf
so i need to buy the library ?The PCI core from the megafunction will not have the source code for you to copy - I think it's encrypted.
Whenever Ive done PCI or PCIe - I use the megacore because we had full quartus subscription licences.
Developing your own PCI core will be a massive job - I suspect several months work.
Other option: Using free PCI IP, e.g. from opencores.
to FvM,Other option: Using free PCI IP, e.g. from opencores.
As already said, I didn't yet implement FPGA PCI interfaces, neither Altera Megacore nor Opencores. Generally speaking, using free IP involves some porting. Design quality can be quite different.Do you have experience on how to use it with quartus II ? or it's the same way I use PCI compiler ?
As already said, I didn't yet implement FPGA PCI interfaces, neither Altera Megacore nor Opencores. Generally speaking, using free IP involves some porting. Design quality can be quite different.
By specifying individual pins for location, as with any FPGA compiler tool.How can I define the exact pins ?
so i need to define 1 by 1?By specifying individual pins for location, as with any FPGA compiler tool.
so i need to define 1 by 1?
Ok thanks for your advice, anyway do you have a footprint for PCI connector for altium ?Yes. Each bit of every bus has to have a specific pin. Luckily, you dont have that many pins to connect.
Yes. I think, it's clear in the PCI spec. The same for the connector dimensions.Where is pin A1 ?
is it at the bottom side of the PCB near to the backplate ?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?