Suppose I have constraints for five blocks for the synthesis of each of the five blocks. Now this five blocks are instantiated at a top level module and I want to synthesize this top level module. How should we proceed? How can we port the constraints of these five blocks at the top?
You might have to change the port names in the constraints. Replace the port names of the inner modules with the port names of the top module. You will also need to change the hierarchies within the constraints.
if they are SDC timing constraints, they all you need to ensure is that the paths are correct based on the new heirarchy. Usually putting wildcards at the front will probably do it.
Yeah, it's called opening a text editor with the code in one window, the constraints files in another window, and the new constraints file in a third window. Then doing cut and paste between the old constraints files and the new top level one, changing the names of the signals in the new file as you go through the old files.:roll: