Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

polarities in supernode

Status
Not open for further replies.

PG1995

Full Member level 5
Joined
Apr 18, 2011
Messages
248
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,717
Hi, :smile:

Please have a see on the following link:
https://img840.imageshack.us/img840/1959/img0002qc.jpg

Please have a look on the Figure 3.8 in bottom right corner. What defines the polarities of v3 and v2? Is it the directions of I3 and I2? Please tell me. Thank you

Cheers
 

KerimF

Advanced Member level 4
Joined
May 17, 2011
Messages
1,461
Helped
374
Reputation
756
Reaction score
370
Trophy points
1,363
Location
Syria
Activity points
12,314
On this circuit, v2 and v3 are positive relative to the reference node (at the bottom). It is like saying v2 = v2 - Vref and v3 = v3 - Vref while Vref is assumed to be 0V.
So the original KVL equation is:
(Vref - v2) + 5 + (v3 - Vref) = 0
But since Vref=0, the equation can be simplified:
- v2 + 5 + v3 = 0
 

PG1995

Full Member level 5
Joined
Apr 18, 2011
Messages
248
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,717
Thanks, Karim.

1: So, the direction of I3 and I2 which defines the polarities?

2:
So the original KVL equation is:
(Vref - v2) + 5 + (v3 - Vref) = 0

Which figure did you use, Figure 3.7 or Figure 3.8, from the link in my first post to write the quoted equation? Are you traversing the loop CCW? Please let me know. Thank you for all the help.

Regards
PG
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top