Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pmos is twice of NMOS

Status
Not open for further replies.

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
292
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,455
why pmos speed is slower than that of nmos

hi,

PMOS lenght is twice that of NMOS, as mobility of electrons is twice that of hole and to make fall and rise time equal.

Can anyone please explain this with an example, its urgent.

thanks in advance.
Prasad
 

vsgiri

Member level 5
Joined
Feb 24, 2006
Messages
86
Helped
10
Reputation
20
Reaction score
3
Trophy points
1,288
Activity points
2,140
Hi Prasad!

The drain current of a mosfet is proportional to mobility and the ratio w/l.
Electron mobility is typically 3-4 times that of a hole.
So to have comparable drive power, the sizing (in an inverter) is done such that the lengths are the same, but the width of PMOS is 3-4 times that of NMOS.

Hope it is clear now.

Giri
 

funster

Full Member level 4
Joined
Jun 30, 2005
Messages
232
Helped
19
Reputation
38
Reaction score
4
Trophy points
1,298
Activity points
2,742
yes, PMOS width is generally twice of NMOS,

because NMOS's carrier is electron and PMOS's

carrier is hole. the mobility of electron is much faster

than hole. doing so is to get approximately equal fall and

rise time.

best regards




p_shinde said:
hi,

PMOS lenght is twice that of NMOS, as mobility of electrons is twice that of hole and to make fall and rise time equal.

Can anyone please explain this with an example, its urgent.

thanks in advance.
Prasad
 

kgeorge123

Member level 1
Joined
Mar 23, 2005
Messages
34
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
1,763
I think Giri has explained it quite rightly. The width of PMOS is almost 3 times that of NMOS to get comparative rise and fall times and switching of operation.

To give you an example.Traditionally nandgates are used as the basic desing gates(Universal Gate) compared to norgates(also universal gates).
Can you think of the reason behind this??

The reason is that if you construct these gates in CMOS you will observe that for Nand gates the PMOS are in parallel while for NOR the PMOS gates are in series. Now since the mobility is higer in NMOS we prefer parallel PMOS of Nand gates rather than series PMOS of Nor.
 

singu31

Newbie level 5
Joined
Dec 22, 2005
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,373
Usually to make the rise and fall times equal and also to get equal drive strength from both the PMOS and NMOS we make the width of the PMOS either 2 or 3 times wider. For example if the NMOS width is 3um the PMOS is made 6um-9um wider.

We also need to do beta matching to get equal drive strengths from PMOS and NMOS. Ideally we want the switching threshold point in the Voltage Transfer Characteristic curve to be at VDD/2. So doing a beta matching would help to achieve a switching threshold value close to VDD/2.
 

pra

Member level 5
Joined
Jan 8, 2005
Messages
85
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Activity points
672
In other way,
rise and fall time of an inverter depends on the charging and discharging of the o/p capacitor.
so to get equal rise n fall time we require to made charging and discharging currents equal ...
so the charging current depends on the mobility and w/l of the PMOS so we require to make larger PMOS when compare to the NMOS
 

bajahaya

Junior Member level 1
Joined
Apr 9, 2006
Messages
15
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,431
PMOS is slower than NMOS of same size . So, if u want to have both of same speed, you need to size the pmos higher(maybe roughly 3 times). Also, The mobility of holes is greater than the electrons by approximately 2 to 3 times.

Hence the equation Wp = 2 to 3 times Wn. So, is the size of P-MOSFET greater than the N-MOSFET

Havefun,
ALI
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
969
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
yes, in order to compensate for the different mobilities of nmos and pmos (un>up)....the width of pmos is chosen larger than that of nmos..this is to have the same current in both

also, nand gates are more used in digital design since the pmos used is in parallel while in the nor gates the pmos is in series....which means that in nand gates u don't need to scale the pmos used to match the nmos...while in nor gates, there should be some scaling for the pmos cause it is used in series....so nand gates use less area
 

vishwa

Banned
Joined
Aug 11, 2005
Messages
146
Helped
15
Reputation
30
Reaction score
2
Trophy points
1,298
Location
India
Activity points
0
In terms of space, PMOS is twice of NMOS.

Interms of mobility and speed (timing), NMOS is twice of PMOS
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top