Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

plz help....my project submission date is very near..

Status
Not open for further replies.

john6794

Newbie level 6
Joined
Sep 18, 2007
Messages
11
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,333
Dear during compilation of "implementation of asynchronous FIFO implementation in vhdl" program the following components are missing..

BUFGP
MUXCY_L
RAMB4_S8_S8

Plz send me vhdl program of those components.

And plz also tell how to incorporate those programs so that I am able to run my program.plz


program is also attached
 

rberek

Full Member level 6
Joined
May 23, 2007
Messages
339
Helped
98
Reputation
202
Reaction score
83
Trophy points
1,308
Location
Canada
Activity points
3,870
These are Xilinx primitives, and you can find them in your Xilinx install directories

(i.e. xilinx/v8.2/vhdl/src/unisims/unisim_VCOMP.vhd)

Your location and Xilinx version will vary.

When you ask how to incorporate them into your "program", you really should mention which program you're talking about.
 

    john6794

    points: 2
    Helpful Answer Positive Rating

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
636
Reputation
1,270
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
I'm guessing the errors occur during ModelSim simulation. That's a common problem if you haven't yet compiled the Xilinx simulation libraries (refer to the ISE "Synthesis and Simulation Design Guide"). Difficult to say for sure without knowing which software tools are involved.
 

john6794

Newbie level 6
Joined
Sep 18, 2007
Messages
11
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,333
dear thanks.yes those all are primitive.and now i have complied it and got just one warning.its ok.
now problem is how i can generate its test bench in xilinx. if someone have prepared test bench for async FIFO.plz send
or
tell me how i can genrate it in vhdl
tks
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top