Pls help me to check the bias schematic

Status
Not open for further replies.
T

tony_wu_ad

Member level 3
Joined
Sep 3, 2005
Messages
61
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,797
Dear all:

I am new circuit designer. Now my boss give me a schematic about bias. It is very simple, but it is different from schematic from book. The next pic is schematic, the number on schematic is DC point.

I think it is different from book. why the schematic use two PMOS, why the gate of the first PMOS direct connet with D of the second PMOS? I simulate the schematic, the result show that the first PMOS in the trigion.

Pls give me some advice ? Think you !
 

i think this circuit is just a voltage divider.
 

The two PMOS structure in the picture is called "self-cascode" structure. You can refer to the attached paper to study the characteristics of this kind of structure.
 

    T

    tony_wu_ad

    Points: 2
    Helpful Answer Positive Rating
walker，thank you very much. I have learn the document that you give, it is very good.Thank you!
 

HI
If W/L of two transistors are equal, two transistors act as a transistor with W/2L.
so for a givven current we have higher Vgs and then Lower Vg.
regards
 

    T

    tony_wu_ad

    Points: 2
    Helpful Answer Positive Rating
hr_rezaee said:
HI
If W/L of two transistors are equal, two transistors act as a transistor with W/2L.
so for a givven current we have higher Vgs and then Lower Vg.
regards
Click to expand...

hr_rezaee, the W/L of two transistors are equal.
I see the two PMOS, yet they can see as one PMOS with W/2L.
Think you
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…