biju4u90
Full Member level 3
Generally, we place hard macros at the periphery of the chip to avoid congestion in the middle of the chip. What about the PLL hard macro?? Since PLL acts as a clock source, it will be routing to many points. In such a scenario, will it be intelligent to place the PLL macro at the centre of the chip??