If you mean "why is the output of a PLL frequency synthesizer stable and accurate?" the answer is that if designed properly, the output frequency is a multiple of a lower stable frequency, usually one that is crystal controlled for stability. If the multiplier is constant and the reference signal is stable, the output will also be stable.