Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you mean "why is the output of a PLL frequency synthesizer stable and accurate?" the answer is that if designed properly, the output frequency is a multiple of a lower stable frequency, usually one that is crystal controlled for stability. If the multiplier is constant and the reference signal is stable, the output will also be stable.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
