Goran Dakov
Newbie level 5
Is it possible to custom design a memory cell for e.g. multi ported register file or multi-ported reservation station and have place and route tools build a memory out of it by importing it in Verilog? The said "cells" will have multiple inputs and outputs and consume a lot of wire.