Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Piplined Fixed point dividerin verilog

Status
Not open for further replies.

Hallolo

Newbie level 3
Joined
Apr 1, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
Hi every one

iam looking for a piplined fixed point divider, a generic one that i can choose the size of the dividend and divisor , between 2-32 bits. I found a serial one in opencore, but having difficluty with a a piplined one.

If i generate a 32 bit divider using Xilinx coregenerator, will i be able to use it effectively with less than 32 bit inputs say for example if the dividend is 25 bit and divisor is 21 bit. The idea is to have a generic model that can accept variable sizes.

Thanks all , I hope someone can help me in that
 

lostinxlation

Advanced Member level 3
Joined
Aug 19, 2010
Messages
701
Helped
197
Reputation
394
Reaction score
184
Trophy points
1,323
Location
San Jose area
Activity points
5,051
01010 and 000000000000000000000000000001010 are the same.
Just fill zeros in upper bits. Or if it's signed number, sign extend it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top