Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[PIC] PIC18F4550 ADC sampling frequency

Status
Not open for further replies.

patelvivekv1993

Newbie level 6
Newbie level 6
Joined
Feb 21, 2014
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
81
i am having trouble understanding the ADC module of PIC18F4550
i have configured it as follows
clock 20MHz
PLL prescaler divide by 5

System post scaler
96Mhz/6

Hence my Fosc = 16MHz
now i selected Tad = 16Tosc(101)
also Tacq = 4Tad
hence by adding above two i will get 5us which means sampling frequency is 200KHz?????

and if my sampling frequency is 200KHz(5us) then if i input a square wave of 2KHz(500us) then i think for one cycle of square wave i must get 100samples in which 50samples with 5 and 50 samples with 0??

but it is not happing....
i am using proteus for simulation...
 

Hi,
thnx for the tutorial link...
i just wanted to know that whether my adc is working at the sampling rate which i have calculated......bcuaz this is the initial phase then i want to make a PLL using dsPIC...i know its pretty much big step but i wanted to go..by taking small steps...so if by any means we can know at which frequency it practically runs..then it would be helpful to debug in my future application...so is there any way??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top