anand78pankaj
Newbie level 2
Dear all, I am facing problem in designing buck converter. I have successfully tested my code written in assem. language in logic analyzer. The PWM Freq. is 100 Khz.
The problem is i am not getting reduced voltage as per duty cycle at the output. Please suggest.
The problem is i am not getting reduced voltage as per duty cycle at the output. Please suggest.