Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

partial and dynamic reconfiguration

Status
Not open for further replies.

deepa

Full Member level 2
Full Member level 2
Joined
Jul 3, 2005
Messages
127
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,226
partial reconfiguration profile

what is the difference between dynamic and partial reconfiguration?
 

delay

Full Member level 4
Full Member level 4
Joined
Jun 11, 2004
Messages
206
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
Van Allen Belt
Activity points
2,221
Dynamic means run time, while system is operative.
Partial means part of the resident resources are reprogrammed while other system areas are unaltered.
 

salma ali bakr

Advanced Member level 3
Advanced Member level 3
Joined
Jan 27, 2006
Messages
969
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
so with SRAM FPGAs, it is all dynamic reconfiguration or did i get that wrong???
 

Ohh

Member level 2
Member level 2
Joined
May 31, 2001
Messages
50
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
440
Here are some simple / basic classification schemes:
* one-time configuration (e..g. using antifuse technologies) != reconfiguration (e.g., using SRAM or Flash memory cells)
* full-chip reconfiguration != partial reconfiguration (some regions of the logic array are selectively reconfigurable)
* static (only one configuration is used) reconfiguration != dynamic or run-time reconfiguration (multiple configurations can be downloaded one after another during the application lifetime)

In general, dynamically reconfigurable (also called run-time reconfigurable) FPGAs are SRAM-based due to their fast configuration memory access (read/write).

Examples of commercially available FPGAs that support both partial and run-time reconfiguration are Xilinx Virtex and Spartan Series (incl. the newer ones) and Atmel AT40K/AT94K (FPSLIC).
 

bjzhangwn

Member level 1
Member level 1
Joined
Aug 9, 2004
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
306
Ohh said:
Examples of commercially available FPGAs that support both partial and run-time reconfiguration are Xilinx Virtex and Spartan Series (incl. the newer ones) and Atmel AT40K/AT94K (FPSLIC).
Hi,does Lattice and altera fpga have this function?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top