parasitic capacitances and inductances in CMOS small signal model

Status
Not open for further replies.
O

Osawa_Odessa

Banned
Joined
Dec 31, 2012
Messages
168
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
0
I want to ask a question about small signal model for power amplifier using CMOS. I need to design one at about 2GHz, do I need to care about parasitic capacitances, inductances such as Cgs, Cgd, Lg,...
 

First, you should use nonlinear large signal model instead of small signal model.If you use simplified small signal model, you would make a big mistake..
Second,those capacitances are not constant, inversely they are bias dependent and all you should is to simulate under preferred bias conditions.Cadence is the right tool for that and it will give you model elements under that bias condition.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…