Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

parallel vs pipelined

Status
Not open for further replies.

babaduredi

Member level 1
Member level 1
Joined
Apr 28, 2011
Messages
39
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Location
Bangalore
Activity points
1,543
what is the difference between parallel process and pipe lined process in context of digital design, not to be confused with the processing used in processors.
 

what is the difference between parallel process and pipe lined process in context of digital design, not to be confused with the processing used in processors.

Parallel means all process starts simultaneously .
Pipelined means :
Suppose take one example : any logic required 3 steps
.So if you are using pipelined architecture thn 1st step completes thn 2nd starts.
But whn 2nd step starts,we can access the 1st step for any other same logic implementation.So in this case we no need to wait for completion of all 3 steps as it is in serial.

You can see the following link for pipelined architecture :
**broken link removed**
 

Hi Maulin,
This is very general and i am aware of those facts. Is there something parallel and pipelined in verilog? I am not talking about blocking/non-blocking statements.
Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top