Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Parallel pattern simulation failure in compressed mode

Status
Not open for further replies.

shalin mandiwala

Junior Member level 3
Joined
Jun 15, 2015
Messages
26
Helped
7
Reputation
14
Reaction score
7
Trophy points
3
Activity points
196
Hi all,

I want to know that in compression mode why i am getting simulation failure if i use parallel simulation?
As i jump to serial simulation, it is successfully passing the pattern simulation. What could be the reason? Does parallel simulation in compressed mode bypassing something because of extra decompressor/compressor logic added or what? Please help.


Thanks in advance.
 

shalin mandiwala

Junior Member level 3
Joined
Jun 15, 2015
Messages
26
Helped
7
Reputation
14
Reaction score
7
Trophy points
3
Activity points
196
Hi,

No,its not design or setup error.Its an output mismatch error.
Simulator is displaying error like got ? expected 1/0. Serial simulation is successfully passing for all the patterns.Only parallel simulation is failing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top