Hi,
I am new in this field. I have rtl code of an IP. Now I want to implement wrappers around the i/o ports. Can you please suggest me how to do that? Do i need to write rtl code for the wrappers as well or any other means are available?
Do you mean hdl rather than rtl? The usual answer is yes. Maybe you could use a graphical tool. Please give more details and ask a more specific question for a better answer
I want to implement the wrapper using p1500 standard and implement WIR, WBY, WBR registers. So my question is there any software like synopsis, vivado, cadence etc available which can create the wrappers or have options to modify any generated wrappers or do i need to write verilog for each register and boundary cells?