Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is how Harry Foster and the guys used OVL assertions at HP. A
designer embeds knowledge in his design to supplement the work of
the verification team, and, as Harry Foster describes in his talks
on the subject, to improve visibility. Most of us can imagine cases
where a fault deep inside a design causes a value to be mis-read by
a processor, which propagates slowly through the firmware, possibly
not reaching the design boundary before the end of simulation
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
