Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

OVL in the real project

Status
Not open for further replies.

odeafeiner

Junior Member level 3
Joined
Dec 29, 2003
Messages
31
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
243
hi,

does anybody have experience with using OVL in the real project?

Thanks,
 

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
646
Helped
85
Reputation
170
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,946
Hi,
**broken link removed**

To quote:
This is how Harry Foster and the guys used OVL assertions at HP. A
designer embeds knowledge in his design to supplement the work of
the verification team, and, as Harry Foster describes in his talks
on the subject, to improve visibility. Most of us can imagine cases
where a fault deep inside a design causes a value to be mis-read by
a processor, which propagates slowly through the firmware, possibly
not reaching the design boundary before the end of simulation

His book also has quite a few real life statistics on how several comapnies such as Intel, DEC, HP used assertions (not OVL per se) to find many bugs.


HTH
Ajeetha
www.noveldv.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top