Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Output Voltage of SR-FLOP in LTSpice

Status
Not open for further replies.
A

abuhafss

Full Member level 2
Full Member level 2
Joined
Aug 8, 2010
Messages
142
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Visit site
Activity points
2,383
Hi

I need to simulate a circuit with SR Latches, in LTSpice.
The latch output should be 5V-9V. LTSpice has model for SR Latch as 'srflop' however, the output is only 1V.
How can I increase the output voltage?
 

Refer to the LTspice help. You can set a Vhigh=xx different from default 1 in the Value or Value2 line of the comonent attribute editor.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top