Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Output of variable in module

ysh

Newbie
Joined
May 16, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
22
Hello,

I found some problem while building the module, and I can't understand it.
So I post the error on this forum.
dir value is not only defined as an integer in the module code, but also entered as an integer.
However, in the output file, it has a value in between.
This problem is solved when i change the code from V(e,b) <+ 0.001*dir; to V(e,b) <+ dir;

Can you point me to why this is happening?

Thank you.
 

Attachments

  • module code.PNG
    module code.PNG
    17.6 KB · Views: 17
  • circuit code.PNG
    circuit code.PNG
    11.6 KB · Views: 17
  • output.PNG
    output.PNG
    15.8 KB · Views: 16

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top