horzonbluz
Full Member level 4
Hi, my friends.
Now i have three submodules in my design.These subdesign divide my system clock signal and output the generated clock signals to outside of chip. In DFT flow,
how we handle these output clock signals? Do we need insert scan chain in this kind of submodule?
Now i have three submodules in my design.These subdesign divide my system clock signal and output the generated clock signals to outside of chip. In DFT flow,
how we handle these output clock signals? Do we need insert scan chain in this kind of submodule?