Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Depending on whether you have a single cycle path, or multicycle path, whether you are checking for setup or for hold, your endpoint clock arrival time is adjusted by the clock period.
But yes, unless you have clock arrival at endpoint, how are you going to capture data ? Its applicable for all synchronous paths.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.